Abstract-Switched capacitor (SC) techniques have become the default standard for implementing mixed signal blocks in CMOS technologies. Non-overlapping clock (NOC) generator is a key building block for SC circuits, traditionally implemented using inverter chains. For moderate and high frequencies, the numbers of inverter stages are nominal. But for low frequency applications, like biomedical signal processing, the numbers of inverters increase significantly affecting the area and power budget of the design. In this work, three new inverter cells are proposed for realizing low frequency ring oscillator. They exhibit a delay larger than other popular implementation techniques. Simulation results show that low frequency oscillations can be achieved with much lesser number of transistors and with lower power dissipation. The proposed inverter is then used to realize a voltage controlled NOC generator whose non-overlap period can be modulated. Alternate digital multiplexing technique is also presented to control the non-overlap period.
INTRODUCTION
Switched capacitor techniques have gained popularity in analog and mixed signal design. This is primarily due to the fact that SC circuits exhibit high accuracy and low temperature invariance along with other advantages [1] , [2] . Analog blocks like SC integrators, filters and comparators [3] and mixed signal blocks like analog to digital converters (ADC), sigma delta modulators and sampled analog architectures [4] , [5] employ SC circuits extensively. Nonoverlapping clock generator is one of the key building blocks of an SC circuit. Numerous techniques for clock generation are proposed in [6] - [9] .
An inverter circuit exists in literature, which uses transmission gate (TG) before the static CMOS inverter to increase and control the delay by applying a suitable bias. However, due to parallel connection of NMOS and PMOS in a TG, the delay does not increase significantly. It should be noted that if one of the transistors in TG is removed, a larger delay could be achieved. Thus, NMOS becomes the obvious choice as the transistor to be removed from this circuit. Since PMOS will exhibit a larger delay than a TG, the overall delay of the inverter cell increases. Even though the PMOS pass gate reduces the signal swing by |V Tp |, the static CMOS inverter can easily restore this signal swing to almost rail to rail. 
II. SIGNAL SWING OF PROPOSED INVERTER CELL
The proposed inverter cell is as shown in Fig. 1 and its voltage transfer characteristic (VTC) is shown in Fig. 2 . The gate terminal of the PMOS pass gate is connected to 0 V. Using the principles of pass gate, when the input to the circuit is logic 1, i.e. V DD , the PMOS pass gate passes this signal without any degradation. Thus, the input to the CMOS inverter is at strong logic 1, i.e. V DD . On the other hand, when the input to the circuit is logic 0, i.e. 0 V, the input to the static CMOS inverter becomes weak logic 0, i.e. |V Tp |, since PMOS passes bad 0. Even with this degraded input, the static CMOS inverter restores the signal level to V DD . This is primarily due to the fact that, the static CMOS inverter offers a good gain (−dVO/dt> 1) between V IL and V IH . Roughly speaking, this is behavior starts when NMOS is turned ON, and lasts up to when PMOS is turned OFF. This represents the entire input range except from 0 to V Tn and V DD − |V Tp | to V DD . The regions where the voltage transfer characteristics (VTC) are flat, the inverter offers no gain. As a result, the inverter is capable of restoring the signal level from |V Tp | to V DD to almost rail-to-rail. Thus, even though the input to the CMOS inverter is |V Tp | to V DD , the output swings from rail to rail.
III. DELAY CALCULATION
In this section, we analytically analyze the delay of the proposed inverter cell. The overall delay of the proposed inverter cell is the sum of the delays offered by the PMOS pass gate and the CMOS inverter. 
A. Pass Gate Delay
By the pass gate principles, the delay introduced by the PMOS pass gate is given by,
where, R p is an estimate for the resistance between the drain and source of the PMOS and is given by:
B. CMOS Inverter Delay
For simplicity, it is assumed at V Tn = |V Tp |. As already mentioned, the input to the CMOS inverter swings from |V Tp | to V DD . Thus, when input switches from |V Tp |to V DD , the output switches from V DD to 0 V. Therefore, the high-tolow delay expression holds true for the proposed circuit. However, when input to the CMOS inverter is weak logic 0, i.e. |V Tp |, the output switches from 0 to V DD where PMOS charges the load with saturated current. Various inverter delay estimation techniques are given in [10] - [15] . As per the signal transition, the low-to-high delay expression is modified as:
Solving the above expression gives,
High to low delay of the inverter is given by,
C. Proposed Inverter Delay
The delay of the proposed inverter cell is the sum of the delay offered by the pass gate and that of the degraded input CMOS inverter. Thus, the low-to-high and high-to-low delay of the proposed inverter cell is given by: τ pLH (tot) = τ p (pmos) + τ pLH (inv) (6) τ pHL (tot) = τ p (pmos) + τ pHL (inv) (7) It should be noted that apart from the fact that PMOS pass gate increases the delay of the inverter, the delay of the CMOS inverter itself increases due to the degraded signal swing. For simplicity, we have considered that |V Tp | = V Tn . However, practically |V Tp |> V Tn . This means that when input to the CMOS inverter is at weak logic 0, i.e. |V Tp |, the NMOS transistor is also conducting. Thus, PMOS tries to charge the load and NMOS tries to discharge simultaneously. Thus, signal contention will occur which increases the delay further. To incorporate this phenomenon in the presented analytical model, the expression for low-to-high (LH) delay of the inverter needs to be modified and discharging of load through NMOS should be included.
IV. SIMULATION
The proposed inverter cell was implemented using proprietary 180 nm CMOS Process. Cadence Spectre with BSIM3v3 model was used to obtain the delay values and the results are shown in Table I .
A. Ring Oscillator
Several ring oscillator structures have been simulated starting from seven stages. The oscillations obtained using a ring with eleven number of proposed inverter cells is shown in Fig. 4 , with bias voltage at 0.
B. Controlled NOC Generator
Standard method for NOC generation uses delay blocks, two NAND/NOR gates and an inverter to derive two phase non-overlapping clocks from a reference clock. Even number of proposed inverter cells may be used to implement the delay blocks. The non-overlap period of the generated two phase clock is directly proportional to the delay of the delay block. As mentioned earlier, the delay of the proposed inverter can be controlled by modulating the gate potential of the PMOS pass gate. With the increase in the gate potential, the delay of the proposed inverter cell increases. This in turn will increase the non-overlap period of the two phase non-overlapping clock. Table II depicts the increase in non-overlap period with the increase in PMOS gate potential.
Digital multiplexing technique may also be employed to modulate the non-overlap period of the NOC generator. A simple scheme to achieve this is shown in Fig. 5 . The multiplexer chooses which feedback path connects to the input of the NOR gates. Thus, the total numbers of inverter cells in the delay chain can me controlled and this directly controls the non-overlap period. Two select lines, S1 and S2, may be used to select the appropriate feedback path.
V. ALTERNATE IMPLEMENTATION
There are two more alternatives to the proposed inverter. An NMOS pass gate may be squeezed between the PMOS pass gate and the inverter, as shown in Fig. 6(a) , or an NMOS pass gate preceding the PMOS pass gate as shown in Fig. 6(b) . The delay associated with NMOS pass gate is given by: τ n (nmos) = 0.7R n C ox 2 (8) where Rn is an estimate for the resistance between the drain and source of the NMOS and is given by:
If the circuits given in Fig. 6 are used, then (8) must be added to (7) and (6) . Also, it should be noted that since the input to the inverter will now swing between |V Tp | and V DD − V Tn , the expression for the propagation delay of the inverter has to be modified accordingly. It is interesting to note that addition of NMOS will slow down the operation due to two reasons. Firstly, simply because of the increase in the input resistance and capacitance of the proposed inverter cell; secondly, due to further degradation of input signal swing of the inverter this leads to lower overdrive for charging of discharging the load. Circuits given in Fig. 6 may also be used in controllable NOC generation with appropriate gate biases. It is to be mentioned that complementary bias voltages may be needed if the circuits given in Fig. 6 are to be voltage controlled. If we consider that the gate of PMOS (bias P ) is at V X , then gate of NMOS (bias N ) may be kept at V DD − V X . Alternately, bias N may be kept at some fixed potential and only bias P be varied. Using these schemes, a wide controllable range of non-overlapping period may be achieved.
VI. CONCLUSION
This paper presents a simple scheme for generating more delay using lesser number of transistors. It is shown that if a CMOS inverter is preceded with a PMOS pass gate, a larger delay can be realized without any compromise on the signal swing. Also, the gate potential of the pass gate can be modulated to achieve variable delay. The analytical expression for the delay of the proposed inverter cell is derived. The circuit when simulated as a ring oscillator is found to have significant delay and thus lesser number of transistors would be required to obtain a desired frequency. An NOC generator is then designed whose non-overlap period can be modulated by controlling the gate bias of the PMOS pass gate. Alternate inverter cells realization is also presented and their delay values are reported. Finally, an NOC generator with digital multiplexing scheme is presented whose non-overlap period can be controlled digitally.
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